aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorReinUsesLisp <reinuseslisp@airmail.cc>2021-04-11 04:14:55 -0300
committerameerj <52414509+ameerj@users.noreply.github.com>2021-07-22 21:51:27 -0400
commitc9337a4ae45639c0d5b6c83c30d098878f3c344a (patch)
treea3c66f10d686c25b0f38215ce2f0821733cd601c
parent3db2b3effa953ae66457b7a19b419fc4db2c4801 (diff)
shader: Apply sign bit in FCMP (imm)
-rw-r--r--src/shader_recompiler/frontend/maxwell/translate/impl/floating_point_compare.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/shader_recompiler/frontend/maxwell/translate/impl/floating_point_compare.cpp b/src/shader_recompiler/frontend/maxwell/translate/impl/floating_point_compare.cpp
index 80109ca0e5..7127ebf542 100644
--- a/src/shader_recompiler/frontend/maxwell/translate/impl/floating_point_compare.cpp
+++ b/src/shader_recompiler/frontend/maxwell/translate/impl/floating_point_compare.cpp
@@ -49,7 +49,7 @@ void TranslatorVisitor::FCMP_imm(u64 insn) {
const u32 sign_bit{fcmp.is_negative != 0 ? (1U << 31) : 0};
const u32 value{static_cast<u32>(fcmp.value) << 12};
- FCMP(*this, insn, ir.Imm32(value), GetFloatReg39(insn));
+ FCMP(*this, insn, ir.Imm32(value | sign_bit), GetFloatReg39(insn));
}
} // namespace Shader::Maxwell