ARMeilleure/Decoders/OpCode32SimdDupElem.cs


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42

namespace ARMeilleure.Decoders
{
    class OpCode32SimdDupElem : OpCode32Simd
    {
        public int Index { get; }

        public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdDupElem(inst, address, opCode);

        public OpCode32SimdDupElem(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
        {
            var opc = (opCode >> 16) & 0xf;

            if ((opc & 0b1) == 1)
            {
                Size = 0;
                Index = (opc >> 1) & 0x7;
            }
            else if ((opc & 0b11) == 0b10)
            {
                Size = 1;
                Index = (opc >> 2) & 0x3;
            }
            else if ((opc & 0b111) == 0b100)
            {
                Size = 2;
                Index = (opc >> 3) & 0x1;
            }
            else
            {
                Instruction = InstDescriptor.Undefined;
            }

            Vd = ((opCode >> 18) & 0x10) | ((opCode >> 12) & 0xf);
            Vm = ((opCode >> 1) & 0x10) | ((opCode >> 0) & 0xf);

            if (DecoderHelper.VectorArgumentsInvalid(Q, Vd))
            {
                Instruction = InstDescriptor.Undefined;
            }
        }
    }
}