aboutsummaryrefslogtreecommitdiff
path: root/Ryujinx.Tests/Cpu/CpuTestSimdShImm.cs
AgeCommit message (Expand)Author
2020-08-31CPU (A64): Add Scvtf_S_Fixed & Ucvtf_S_Fixed with Tests. (#1492)LDj3SNuD
2019-12-29Implemented fast paths for: (#846)LDj3SNuD
2019-10-24Add Sli_S/V & Sri_S/V inst.s (fast & slow paths), with Tests. (#797)LDj3SNuD
2019-08-08Add a new JIT compiler for CPU code (#693)gdkchan
2019-06-29Implement the remaining tests for Simd and Fp instructions of data processing...LDj3SNuD
2019-04-20Sse optimized the 32-bit Vector & Scalar integer-to-fp conversion instruction...LDj3SNuD
2019-04-12Sse optimized the Vector & Scalar fp-to-integer conversion instructions (unsi...LDj3SNuD
2019-04-03Sse optimized all the fp to integer conversion instructions (signed) with Tes...LDj3SNuD
2019-03-13Add Rshrn_V & Shrn_V Sse opt.. Add Mla_V, Mls_V & Mul_V Sse opt.; add Tests. ...LDj3SNuD
2018-12-26Fix Frecpe_S/V and Frsqrte_S/V (full FP emu.). Add Sse Opt. & SoftFloat Impl....LDj3SNuD
2018-11-01Add Flush-to-zero mode (input, output) to FP instructions (slow paths); updat...LDj3SNuD
2018-10-30Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)Alex Barney
2018-09-17Fix/Add 1+12 [Saturating] [Rounded] Shift Right Narrow (imm.) Instructions; a...LDj3SNuD
2018-09-08Fix/Add 10 Shift Right and Mls_Ve Instructions; add 14 Tests. (#407)LDj3SNuD