aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/Instructions/InstEmitSystem.cs
AgeCommit message (Expand)Author
2022-09-20Fpsr and Fpcr freed. (#3701)1.1.279LDj3SNuD
2022-09-14A32/T32/A64: Implement Hint instructions (CSDB, SEV, SEVL, WFE, WFI, YIELD) (...1.1.272merry
2022-05-31Refactor CPU interface to allow the implementation of other CPU emulators (#3...1.1.134gdkchan
2022-02-18Enable CPU JIT cache invalidation (#2965)1.1.44gdkchan
2021-09-29Use normal memory store path for DC ZVA (#2693)riperiperi
2021-08-17Reduce JIT GC allocations (#2515)FICTURE7
2020-06-16Add Profiled Persistent Translation Cache. (#769)LDj3SNuD
2020-05-23Implement CNTVCT_EL0 (#1268)mageven
2019-11-14Add Mrs & Msr (Nzcv) Inst., with Tests. (#819)LDj3SNuD
2019-08-08Add a new JIT compiler for CPU code (#693)gdkchan