aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/Instructions/InstEmitMemoryEx.cs
AgeCommit message (Expand)Author
2022-01-21Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)gdkchan
2021-08-17Reduce JIT GC allocations (#2515)FICTURE7
2021-01-26Implement PRFM (register variant) as NOP (#1956)mageven
2020-07-30 Implement inline memory load/store exclusive and ordered (#1413)gdkchan
2020-06-16Add Profiled Persistent Translation Cache. (#769)LDj3SNuD
2020-02-24Add most of the A32 instruction set to ARMeilleure (#897)riperiperi
2019-08-08Add a new JIT compiler for CPU code (#693)gdkchan