aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/Decoders/OpCodeT32MemImm8D.cs
diff options
context:
space:
mode:
authorgdkchan <gab.dark.100@gmail.com>2022-09-09 22:09:11 -0300
committerGitHub <noreply@github.com>2022-09-09 22:09:11 -0300
commitc64524a240671cb3f8609e3454576e69e5948a60 (patch)
treeb02fe220963b33b4292adf7b4a5236dae6bc0b05 /ARMeilleure/Decoders/OpCodeT32MemImm8D.cs
parentdb45688aa8d0e63d3ffbe50351722ef32f8360f8 (diff)
Add ADD (zx imm12), NOP, MOV (rs), LDA, TBB, TBH, MOV (zx imm16) and CLZ thumb instructions (#3683)1.1.256
* Add ADD (zx imm12), NOP, MOV (register shifted), LDA, TBB, TBH, MOV (zx imm16) and CLZ thumb instructions, fix LDRD, STRD, CBZ, CBNZ and BLX (reg) * Bump PPTC version
Diffstat (limited to 'ARMeilleure/Decoders/OpCodeT32MemImm8D.cs')
-rw-r--r--ARMeilleure/Decoders/OpCodeT32MemImm8D.cs2
1 files changed, 1 insertions, 1 deletions
diff --git a/ARMeilleure/Decoders/OpCodeT32MemImm8D.cs b/ARMeilleure/Decoders/OpCodeT32MemImm8D.cs
index 18eeffa4..7a078c48 100644
--- a/ARMeilleure/Decoders/OpCodeT32MemImm8D.cs
+++ b/ARMeilleure/Decoders/OpCodeT32MemImm8D.cs
@@ -23,7 +23,7 @@ namespace ARMeilleure.Decoders
Add = ((opCode >> 23) & 1) != 0;
WBack = ((opCode >> 21) & 1) != 0;
- Immediate = opCode & 0xff;
+ Immediate = (opCode & 0xff) << 2;
IsLoad = ((opCode >> 20) & 1) != 0;
}