aboutsummaryrefslogtreecommitdiff
path: root/Ryujinx.Tests
AgeCommit message (Expand)Author
2022-11-09infra: Migrate to .NET 7 (#3795)1.1.339Mary-nyan
2022-10-23Ryujinx.Tests.Unicorn: Implement IDisposable (#3794)1.1.326merry
2022-10-19A32: Implement VCVTT, VCVTB (#3710)1.1.315merry
2022-09-20Fpsr and Fpcr freed. (#3701)1.1.279LDj3SNuD
2022-09-13Implement PLD and SUB (imm16) on T32, plus UADD8, SADD8, USUB8 and SSUB8 on b...1.1.269gdkchan
2022-09-13Fix increment on Arm32 NEON VLDn/VSTn instructions with regs > 1 (#3695)1.1.266gdkchan
2022-09-11Implement VRINT (vector) Arm32 NEON instructions (#3691)1.1.263gdkchan
2022-09-09Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPAD...1.1.255gdkchan
2022-08-18Removed unused usings. (#3593)1.1.223Nicholas Rodine
2022-08-05Implement Arm32 Sha256 and MRS Rd, CPSR instructions (#3544)1.1.208gdkchan
2022-07-29Move partial unmap handler to the native signal handler (#3437)1.1.199riperiperi
2022-07-06Implement CPU FCVT Half <-> Double conversion variants (#3439)1.1.165gdkchan
2022-06-24timezone: Fix regression caused by #3361 (#3418)1.1.157Mary
2022-06-01infra: Switch to win10-x64 RID and fix PR comment for Avalonia and SDL2 artif...1.1.136Mary
2022-05-31Refactor CPU interface to allow the implementation of other CPU emulators (#3...1.1.134gdkchan
2022-05-02Support memory aliasing (#2954)1.1.110gdkchan
2022-04-21T32: Implement load/store single (immediate) (#3186)1.1.106merry
2022-03-11KThread: Fix GetPsr mask (#3180)1.1.65merry
2022-03-06T32: Implement Data Processing (Modified Immediate) instructions (#3178)1.1.63merry
2022-03-05A32: Fix ALU immediate instructions (#3179)1.1.60merry
2022-03-04T32: Implement B, B.cond, BL, BLX (#3155)1.1.57merry
2022-02-22T32: Implement ALU (shifted register) instructions (#3135)1.1.53merry
2022-02-17ARMeilleure: Thumb support (All T16 instructions) (#3105)1.1.36merry
2022-02-08ARMeilleure: A32: Implement SHSUB8 and UHSUB8 (#3089)1.1.21merry
2022-02-06ARMeilleure: A32: Implement SHADD8 (#3086)1.1.18merry
2022-01-19Implement FCVTNS (Scalar GP) (#2953)sharmander
2022-01-04CPU - Implement FCVTMS (Vector) (#2937)sharmander
2021-12-08Implement UHADD8 instruction (#2908)Piyachet Kanda
2021-11-28infra: Migrate to .NET 6 (#2829)Mary
2021-09-19amadeus: Update to REV10 (#2654)Mary
2021-08-26Fix Unicorn Warnings (#2575)VocalFan
2021-06-23Implement VORN (register) Arm32 instruction (#2396)gdkchan
2021-05-29Add multi-level function table (#2228)FICTURE7
2021-05-25amadeus: Update to REV9 (#2309)Mary
2021-05-24POWER - Performance Optimizations With Extensive Ramifications (#2286)riperiperi
2021-03-25Add Sqdmulh_Ve & Sqrdmulh_Ve Inst.s with Tests. (#2139)LDj3SNuD
2021-02-26Haydn: Part 1 (#2007)Mary
2021-02-22Implement VCNT instruction (#1963)mageven
2021-01-20CPU (A64): Add Fmaxnmp & Fminnmp Scalar Inst.s, Fast & Slow Paths; with Tests...LDj3SNuD
2021-01-04CPU (A64): Add Pmull_V Inst. with Clmul fast path for the "1/2D -> 1Q" varian...LDj3SNuD
2020-12-17Fix Vnmls_S fast path (F64: losing input d value). Fix Vnmla_S & Vnmls_S slow...LDj3SNuD
2020-12-16CPU: Implement VRINTX.F32 | VRINTX.F64 (#1776)sharmander
2020-12-15CPU: Implement VFMA (Vector) (#1762)sharmander
2020-12-09GPU - Improve Memory Allocation (#1722)sharmander
2020-12-07CPU: Implement VFNMA.F32 | F.64 (#1783)sharmander
2020-12-07Add support for guest Fz (Fpcr) mode through host Ftz and Daz (Mxcsr) modes (...LDj3SNuD
2020-12-03CPU: Implement VFNMS.F32/64 (#1758)sharmander
2020-11-18CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & F...LDj3SNuD
2020-11-17shader cache: Fix Linux boot issues (#1709)Mary
2020-11-15infra: Migrate to .NET 5 (#1694)Mary