aboutsummaryrefslogtreecommitdiff
path: root/src/Ryujinx.Tests/Cpu/CpuTestSystem.cs
diff options
context:
space:
mode:
Diffstat (limited to 'src/Ryujinx.Tests/Cpu/CpuTestSystem.cs')
-rw-r--r--src/Ryujinx.Tests/Cpu/CpuTestSystem.cs16
1 files changed, 8 insertions, 8 deletions
diff --git a/src/Ryujinx.Tests/Cpu/CpuTestSystem.cs b/src/Ryujinx.Tests/Cpu/CpuTestSystem.cs
index cb8d9ce1..6c498ef0 100644
--- a/src/Ryujinx.Tests/Cpu/CpuTestSystem.cs
+++ b/src/Ryujinx.Tests/Cpu/CpuTestSystem.cs
@@ -11,7 +11,7 @@ namespace Ryujinx.Tests.Cpu
{
#if System
-#region "ValueSource (Types)"
+ #region "ValueSource (Types)"
private static IEnumerable<ulong> _GenNzcv_()
{
yield return 0x0000000000000000ul;
@@ -33,23 +33,23 @@ namespace Ryujinx.Tests.Cpu
yield return rnd;
}
-#endregion
+ #endregion
-#region "ValueSource (Opcodes)"
+ #region "ValueSource (Opcodes)"
private static uint[] _MrsMsr_Nzcv_()
{
return new[]
{
0xD53B4200u, // MRS X0, NZCV
- 0xD51B4200u // MSR NZCV, X0
+ 0xD51B4200u, // MSR NZCV, X0
};
}
-#endregion
+ #endregion
[Test, Pairwise]
- public void MrsMsr_Nzcv([ValueSource("_MrsMsr_Nzcv_")] uint opcodes,
+ public void MrsMsr_Nzcv([ValueSource(nameof(_MrsMsr_Nzcv_))] uint opcodes,
[Values(0u, 1u, 31u)] uint rt,
- [ValueSource("_GenNzcv_")] ulong xt)
+ [ValueSource(nameof(_GenNzcv_))] ulong xt)
{
opcodes |= (rt & 31) << 0;
@@ -66,4 +66,4 @@ namespace Ryujinx.Tests.Cpu
}
#endif
}
-} \ No newline at end of file
+}