aboutsummaryrefslogtreecommitdiff
path: root/src/Ryujinx.Tests/Cpu/CpuTestSimdExt.cs
diff options
context:
space:
mode:
Diffstat (limited to 'src/Ryujinx.Tests/Cpu/CpuTestSimdExt.cs')
-rw-r--r--src/Ryujinx.Tests/Cpu/CpuTestSimdExt.cs16
1 files changed, 9 insertions, 7 deletions
diff --git a/src/Ryujinx.Tests/Cpu/CpuTestSimdExt.cs b/src/Ryujinx.Tests/Cpu/CpuTestSimdExt.cs
index dae09a16..59bc4cb7 100644
--- a/src/Ryujinx.Tests/Cpu/CpuTestSimdExt.cs
+++ b/src/Ryujinx.Tests/Cpu/CpuTestSimdExt.cs
@@ -10,16 +10,18 @@ namespace Ryujinx.Tests.Cpu
{
#if SimdExt
-#region "ValueSource"
+ #region "ValueSource"
private static ulong[] _8B_()
{
- return new[] { 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
- 0x8080808080808080ul, 0xFFFFFFFFFFFFFFFFul };
+ return new[] {
+ 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
+ 0x8080808080808080ul, 0xFFFFFFFFFFFFFFFFul,
+ };
}
-#endregion
+ #endregion
[Test, Pairwise, Description("EXT <Vd>.8B, <Vn>.8B, <Vm>.8B, #<index>")]
- public void Ext_V_8B([Values(0u)] uint rd,
+ public void Ext_V_8B([Values(0u)] uint rd,
[Values(1u, 0u)] uint rn,
[Values(2u, 0u)] uint rm,
[ValueSource(nameof(_8B_))] ulong z,
@@ -43,7 +45,7 @@ namespace Ryujinx.Tests.Cpu
}
[Test, Pairwise, Description("EXT <Vd>.16B, <Vn>.16B, <Vm>.16B, #<index>")]
- public void Ext_V_16B([Values(0u)] uint rd,
+ public void Ext_V_16B([Values(0u)] uint rd,
[Values(1u, 0u)] uint rn,
[Values(2u, 0u)] uint rm,
[ValueSource(nameof(_8B_))] ulong z,
@@ -67,4 +69,4 @@ namespace Ryujinx.Tests.Cpu
}
#endif
}
-} \ No newline at end of file
+}