aboutsummaryrefslogtreecommitdiff
path: root/src/Ryujinx.Tests/Cpu/CpuTestAluImm32.cs
diff options
context:
space:
mode:
Diffstat (limited to 'src/Ryujinx.Tests/Cpu/CpuTestAluImm32.cs')
-rw-r--r--src/Ryujinx.Tests/Cpu/CpuTestAluImm32.cs10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/Ryujinx.Tests/Cpu/CpuTestAluImm32.cs b/src/Ryujinx.Tests/Cpu/CpuTestAluImm32.cs
index cc12f387..eeeef085 100644
--- a/src/Ryujinx.Tests/Cpu/CpuTestAluImm32.cs
+++ b/src/Ryujinx.Tests/Cpu/CpuTestAluImm32.cs
@@ -9,8 +9,8 @@ namespace Ryujinx.Tests.Cpu
{
#if AluRs32
-#region "ValueSource (Opcodes)"
- private static uint[] _opcodes()
+ #region "ValueSource (Opcodes)"
+ private static uint[] Opcodes()
{
return new[]
{
@@ -30,12 +30,12 @@ namespace Ryujinx.Tests.Cpu
0xe2500000u, // SUBS R0, R0, #0
};
}
-#endregion
+ #endregion
private const int RndCnt = 2;
[Test, Pairwise]
- public void TestCpuTestAluImm32([ValueSource(nameof(_opcodes))] uint opcode,
+ public void TestCpuTestAluImm32([ValueSource(nameof(Opcodes))] uint opcode,
[Values(0u, 13u)] uint rd,
[Values(1u, 13u)] uint rn,
[Random(RndCnt)] uint imm,
@@ -52,4 +52,4 @@ namespace Ryujinx.Tests.Cpu
}
#endif
}
-} \ No newline at end of file
+}