aboutsummaryrefslogtreecommitdiff
path: root/src/ARMeilleure/Decoders/OpCodeT32AluRsImm.cs
diff options
context:
space:
mode:
Diffstat (limited to 'src/ARMeilleure/Decoders/OpCodeT32AluRsImm.cs')
-rw-r--r--src/ARMeilleure/Decoders/OpCodeT32AluRsImm.cs6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/ARMeilleure/Decoders/OpCodeT32AluRsImm.cs b/src/ARMeilleure/Decoders/OpCodeT32AluRsImm.cs
index 1c9ba7a2..edf0298d 100644
--- a/src/ARMeilleure/Decoders/OpCodeT32AluRsImm.cs
+++ b/src/ARMeilleure/Decoders/OpCodeT32AluRsImm.cs
@@ -2,7 +2,7 @@
{
class OpCodeT32AluRsImm : OpCodeT32Alu, IOpCode32AluRsImm
{
- public int Rm { get; }
+ public int Rm { get; }
public int Immediate { get; }
public ShiftType ShiftType { get; }
@@ -11,10 +11,10 @@
public OpCodeT32AluRsImm(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
{
- Rm = (opCode >> 0) & 0xf;
+ Rm = (opCode >> 0) & 0xf;
Immediate = ((opCode >> 6) & 3) | ((opCode >> 10) & 0x1c);
ShiftType = (ShiftType)((opCode >> 4) & 3);
}
}
-} \ No newline at end of file
+}