aboutsummaryrefslogtreecommitdiff
path: root/src/ARMeilleure/Decoders/OpCodeSimdReg.cs
diff options
context:
space:
mode:
Diffstat (limited to 'src/ARMeilleure/Decoders/OpCodeSimdReg.cs')
-rw-r--r--src/ARMeilleure/Decoders/OpCodeSimdReg.cs12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/ARMeilleure/Decoders/OpCodeSimdReg.cs b/src/ARMeilleure/Decoders/OpCodeSimdReg.cs
index ac4f71da..40f9b1c5 100644
--- a/src/ARMeilleure/Decoders/OpCodeSimdReg.cs
+++ b/src/ARMeilleure/Decoders/OpCodeSimdReg.cs
@@ -3,16 +3,16 @@ namespace ARMeilleure.Decoders
class OpCodeSimdReg : OpCodeSimd
{
public bool Bit3 { get; }
- public int Ra { get; }
- public int Rm { get; protected set; }
+ public int Ra { get; }
+ public int Rm { get; protected set; }
public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCodeSimdReg(inst, address, opCode);
public OpCodeSimdReg(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
{
- Bit3 = ((opCode >> 3) & 0x1) != 0;
- Ra = (opCode >> 10) & 0x1f;
- Rm = (opCode >> 16) & 0x1f;
+ Bit3 = ((opCode >> 3) & 0x1) != 0;
+ Ra = (opCode >> 10) & 0x1f;
+ Rm = (opCode >> 16) & 0x1f;
}
}
-} \ No newline at end of file
+}