aboutsummaryrefslogtreecommitdiff
path: root/Ryujinx.HLE/HOS/Kernel/Process/IProcessContext.cs
diff options
context:
space:
mode:
authorgdkchan <gab.dark.100@gmail.com>2022-02-17 22:53:18 -0300
committerGitHub <noreply@github.com>2022-02-18 02:53:18 +0100
commit92d166ecb7e5b29a27bffd77754d8e592435ee6b (patch)
tree0c3d078c1487d6d596ed45deacca29c7d2d7d300 /Ryujinx.HLE/HOS/Kernel/Process/IProcessContext.cs
parent72e543e946610dc80e3d52290e4bea837097a070 (diff)
Enable CPU JIT cache invalidation (#2965)1.1.44
* Enable CPU JIT cache invalidation * Invalidate cache on IC IVAU
Diffstat (limited to 'Ryujinx.HLE/HOS/Kernel/Process/IProcessContext.cs')
-rw-r--r--Ryujinx.HLE/HOS/Kernel/Process/IProcessContext.cs1
1 files changed, 1 insertions, 0 deletions
diff --git a/Ryujinx.HLE/HOS/Kernel/Process/IProcessContext.cs b/Ryujinx.HLE/HOS/Kernel/Process/IProcessContext.cs
index 758ac6b1..707e6d98 100644
--- a/Ryujinx.HLE/HOS/Kernel/Process/IProcessContext.cs
+++ b/Ryujinx.HLE/HOS/Kernel/Process/IProcessContext.cs
@@ -9,5 +9,6 @@ namespace Ryujinx.HLE.HOS.Kernel.Process
IVirtualMemoryManager AddressSpace { get; }
void Execute(ExecutionContext context, ulong codeAddress);
+ void InvalidateCacheRegion(ulong address, ulong size);
}
}