aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/Translation/EmitterContext.cs
diff options
context:
space:
mode:
authorValentin PONS <valx76@gmail.com>2020-07-19 14:11:58 -0400
committerGitHub <noreply@github.com>2020-07-19 15:11:58 -0300
commit3af2ce74ecf76cc8d6fdb9ff19101bfee47af7dd (patch)
treeeae6186fb83ae83da9541a984f6d74b394cda454 /ARMeilleure/Translation/EmitterContext.cs
parent9d65de74fcc19a0e088a53e5fa92710d919028cd (diff)
Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192)
* Added some 32 bits instructions: * VBIC * VTST * VSRA * Incremented the PTC * Add tests and fix implementation * Fixed VBIC immediate opcode mapping * Hey hey! * Nit. Co-authored-by: gdkchan <gab.dark.100@gmail.com> Co-authored-by: LDj3SNuD <dvitiello@gmail.com> Co-authored-by: LDj3SNuD <35856442+LDj3SNuD@users.noreply.github.com>
Diffstat (limited to 'ARMeilleure/Translation/EmitterContext.cs')
-rw-r--r--ARMeilleure/Translation/EmitterContext.cs5
1 files changed, 5 insertions, 0 deletions
diff --git a/ARMeilleure/Translation/EmitterContext.cs b/ARMeilleure/Translation/EmitterContext.cs
index 656f1704..74421854 100644
--- a/ARMeilleure/Translation/EmitterContext.cs
+++ b/ARMeilleure/Translation/EmitterContext.cs
@@ -441,6 +441,11 @@ namespace ARMeilleure.Translation
return Add(Instruction.VectorInsert8, Local(OperandType.V128), vector, value, Const(index));
}
+ public Operand VectorOne()
+ {
+ return Add(Instruction.VectorOne, Local(OperandType.V128));
+ }
+
public Operand VectorZero()
{
return Add(Instruction.VectorZero, Local(OperandType.V128));