aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/Decoders/OpCode32SimdMemMult.cs
diff options
context:
space:
mode:
authorgdkchan <gab.dark.100@gmail.com>2020-10-21 09:13:44 -0300
committerGitHub <noreply@github.com>2020-10-21 09:13:44 -0300
commit2f164917126ecef3a44c989e9442d2c663e58535 (patch)
treeb3a37b665bcebfe5c93108992a97fe90512f88dc /ARMeilleure/Decoders/OpCode32SimdMemMult.cs
parentefa77a241555efa3ddfa3425919211ce6c8134a7 (diff)
Get rid of Reflection.Emit dependency on CPU and Shader projects (#1626)
* Get rid of Reflection.Emit dependency on CPU and Shader projects * Remove useless private sets * Missed those due to the alignment
Diffstat (limited to 'ARMeilleure/Decoders/OpCode32SimdMemMult.cs')
-rw-r--r--ARMeilleure/Decoders/OpCode32SimdMemMult.cs18
1 files changed, 10 insertions, 8 deletions
diff --git a/ARMeilleure/Decoders/OpCode32SimdMemMult.cs b/ARMeilleure/Decoders/OpCode32SimdMemMult.cs
index 9d43a71e..33caf092 100644
--- a/ARMeilleure/Decoders/OpCode32SimdMemMult.cs
+++ b/ARMeilleure/Decoders/OpCode32SimdMemMult.cs
@@ -2,15 +2,17 @@
{
class OpCode32SimdMemMult : OpCode32
{
- public int Rn { get; private set; }
- public int Vd { get; private set; }
+ public int Rn { get; }
+ public int Vd { get; }
- public int RegisterRange { get; private set; }
- public int Offset { get; private set; }
- public int PostOffset { get; private set; }
- public bool IsLoad { get; private set; }
- public bool DoubleWidth { get; private set; }
- public bool Add { get; private set; }
+ public int RegisterRange { get; }
+ public int Offset { get; }
+ public int PostOffset { get; }
+ public bool IsLoad { get; }
+ public bool DoubleWidth { get; }
+ public bool Add { get; }
+
+ public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdMemMult(inst, address, opCode);
public OpCode32SimdMemMult(InstDescriptor inst, ulong address, int opCode) : base(inst, address, opCode)
{